

SC'D 13 DEC 2003

LPO PCT

PA 953194

THICK UNIVERD STRANKS OF WALLEY (OX)

TO ALL TO WHOM THESE; PRESENTS; SHATE COME;

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

January 29, 2003

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE UNDER 35 USC 111.

APPLICATION NUMBER: 60/432,971 FILING DATE: December 12, 2002

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

By Authority of the

COMMISSIONER OF PATENTS AND TRADEMARKS

M. Ohn

M. SIAS
Certifying Officer

BEST AVAILABLE COPY

12/13/00

60432971 1213

ي. نکد

PROVISIONAL APPLICATION COVER SHRET

This is a request for filing a PROVISIONAL APPLICATION under 37 CFR 1.53(b)(2).

·		Docket Number US020542	· · · · · · · · · · · · · · · · · · ·		Type a plus sign inside this box	(+)	,=
		INVENTO	R(s)/ APPLIC	ANT(s)			<u></u>
LAST NAME	PIRST NAMB	MIDDL	B INITIAL	RESIDE STATE	NCE (CITY AND EIT OR FOREIGN COUNTR	HER Y)	
Bums Vaidyanathan	Geoffrey Krishna	F.		RIDGEFIELI BRIARCLIFI	D, CT . FMANOR, NY		
				characters max)			
DATAFLOW-SYNCHRONIZED E	MBEDDED FIELD PROGR		OOR ARRAY				
Corporate Patent Counsel U.S. Philips Corporation 580 White Plains Road Tarrytown, NY 10591							
STATE New York	ZIP CODE	10591	COUNTRY	U.S.A.			
ENCLOSED APPLICATION PARTS (check all that apply)							
X Specification Number of Pages 2 Small Entity Statement							
X Drawing(s)	Number of	Sheets 8		Other (spec	riEy)		٦.
METHOD OF PAYMENT (check one)							
A check or money order is enclosed to cover the Provisional filing fees				PROVISIONAL FILING FEE AMOUNT (\$)	\$160.	00	
X The Commissioner is hereby authorized to charge filing fees and credit Deposit Account Number: 14-1270							

the

The invention was made by an agency of the United Stat United States Government.	es Government or under a contract with an agency of
Yes, the name of the U.S. Government age	ency and the Government contract number are:
Respectfully submitted,	
SIGNATURE ARON WAXLER	Date 12 12 100 REGISTRATON NO. 48,027
Additional inventors are being named on separa	
r	
CERTIFICATE OF EXPRESS MAILING	I
Express Mail Mailing Label No. EL 8276407796 Date of Deposit (2/12/2002	us
I hereby certify that this paper and/or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Commissioner for Patents, Washington, D.C. 20231.	

Burnett James Typed Name IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

GEOFFREY F. BURNS, ET.AL

US020542

Serial No:

Group Art Unit No.

Filed: CONCURRENTLY

Examiner:

Title: DATAFLOW-SYNCHRONIZED EMBEDDED FIELD PROGRAMMABLE PROCESSOR

ARRAY

Honorable Commissioner of Patents Washington, D.C. 20231

APPOINTMENT OF ASSOCIATES

Sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:

AARON WAXLER

(Registration No. 48,027) and

MICHAEL MARION

(Registration No. 32,266)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, 580 White Plains Road, Tarrytown, New York 10591, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully,

Michael E. Marion, Reg. 32,266

Attorney of Record

Dated at Tarrytown, New York on December 11, 2002.

S:\WX\Applications\US020542-prov_app.doc

		,02			
INVENTOR #3:	Name (Print)	Job Title	Di	vision / Location	
Home Address			Co	ountry of Citizenship	
				dia	
E-Mail address		Manager's			
∴ Krishna.vaidyanat	han@philips.com	Dave Bryar	1		
INVENTOR #2: Krishr		IRS b Title		n/Briarcliff / Location	
Home Address			Co	ountry of Citizenship	
11 Peaceable Ridge Re	oad, Ridgefield, CT (06877	<u>us</u>		
E-Mail address		Manager's	Name		
g.burns@philips.c	com	Satyen Muk			
	Name (Print)	Job Title	Di	vision / Location	
INVENTOR #1: Geoffr		SMRS		esearch/Briarcliff	
processor array		·			
DESCRIPTIVE TITLE				<i>TEBOOK PAGES AND DRA</i> embedded field progr	
				ELEVANT DOCUMENTS, SU	•
	DISCLO	SURE OF INVE	NTION		
NLREWES?	LIPS ELECTRONIC	S NORTH AME	RICA COR	PORATION Jwl	, DJO,
NUMBER (ECCN)	529 My 21	v.Z		oc. GB, KV, S	ים, מטן
EXPORT CONTROL ECO	DUNITIALS	D' MOIE	שייישוא" <u></u>	FOR IP&S USE ON	ĪŢ
		B. MelLV	G S -	\$7D	
ID ABSTRACT TO: JO FOR ADMIN USE ONLY	eanne Jordan	MAY 28	2002	703366	
RETURN COPY OF TH			SUB	15	

	•				
1 .		ONTACT IP&S contact for further nned use or public disclo	technical information	ドネセタアユ 』 i about the invent	
	Inventor Nar	ne: <u>Geoffrey Burns</u>			
2.	PRESENT S	TAGE OF THE INVENT	ION	•	
•	☐ Idea	⊠ Research	Development	☐ Mar	nufacture
	∐ luea	⊠ Hesearch	☐ Development		lalactare
3.	GOVERNME	 ENT CONTRACT INVEN	TION		
	Was the inve	ention made under a gov	ernment contract?	☐ Yes [⊠ No
4.	YOUR IN	PROVIDE A TWO VENTION and incuseful in searchi	clude and unde	rline KEY W	ORDS which
	Similar to a to accommo	mmable processor array ield programmable gate date new circuit designs irrently available embed	array macro, the fppa s post silicon, but with	can be included improved densi	<u>in a system on chip</u>
5.	PRESENT S	STATE OF THE ART	•		
	include, for e	ibe the closest already-k xample, already existing r through descriptions in	products, methods or	relates to the inv compositions whi	vention. This would ch are known to you
•	Embedded f	ield programmable gate	arravs are available fro	om a limited num	ber of vendors, and
	offer post si	licon reconfigurability in	systems on a chip.	These macros st	<u>ill offer poor design</u>
	density and	unpredictable clock speed	d, particularly for high s	<u>peed demodulation</u>	on functions in digita
	<u>radios.</u> (ADD LI	NES AS NECESSARY, IF COMPLET	TING ON COMPUTER, OR ATTA	CH ADDITIONAL PAGES	5)
6.	Briefly desc example, by	IENT IN STATE OF THE ribe the unique advance describing a problem v the invention.	ement achieved by the		
	The field promote efficient bounded by integration.	ogrammable gate array intly accommodate the suborder cells which proving a simple software programardware design flow changs as NECESSARY, IF COMPLE	signal processing in a de dataflow synchroniz mming flow is possible gracteristic of FPGA's	digital radio. T zation to the syst using this syster	the systolic array is sem, allowing simple n, as opposed to the
7.		HE BEST WAY YOU KN			

, 1	See attache	d		
	*******PLEAS	SE NOTE: IF WE DECIDE '	ON COMPUTER, OR ATTACH ADDITIONAL PAGES) TO FILE AN APPLICATION ON THIS INVENTION, CATION WILL NEED THIS INFORMATION FROM LE IN ORDER TO COMPLETE THE APPLICATION	YOU
8. ⁻	If the invention describe to value Te	RE OUTSIDE OF PHILIPS on has been or will be disclowhom (person / company), chnologies(potentially) al radio (potentially)	osed publicly or to anyone other than a Philips' emplo date and where.	yee,
9.			published or submitted for publication? Publication/Submission] No
10.	LIKELY WIL	L BE USED:	OR SERVICE IN WHICH YOUR INVENTION MOST ireless LAN physical layer, and cellular	
	ENTOR #1:	Signaturė	5/24/02 Date	
INVE	NTOR #2:	Signature	<i>5/24/02_</i> Date	
INVE	NTOR #3:	Signature	Date	

1 Introduction

In [1] a programmable systolic array structure was proposed to provide an efficient, high-performance, and flexible architecture for signal processing functions in the front end of a programmable digital transceiver. The array can support programs implementing programmable digital filters, as well as other important signal processing kernels. Figure 1 illustrates the essential elements of the architecture.




Figure 1: Reconfigurable Processor Array architecture. A programmable systolic array for programmable digital radio front ends.

The array is currently programmed using assembly language entry, with the assistance of a programming graphical user interface tool. The tool generates an image of the array program, mapped to each cell. The program image would reside in an on chip memory, then would be downloaded to the array over a shared bus, in a random access fashion [1]. It is straightforward to extend this methodology to include design entry from a signal flow graph editor and simulation system such as the commercial offerings Simulink, SPW, Cossap. This methodology is illustrated in Figure 2.




Figure 2: array programming flow

2 Modularization of processor array within embedded FPGA footprint

In scenarios where we would like to insert programmable signal chain into an existing chain to support unanticipated changes, an embedded FPGA is often touted to provide the solution. However, the poor macro density and clock speed still renders this scheme expensive. An alternative would be to embed the processor array in a similar embedded FPGA footprint. As illustrated in Figure 3, a simple routing scheme can be designed to allow insertion or replacement of functions in a signal chain with those realized on the processor array.




Figure 3: Scenario for array integration within embedded FPGA footprint, and its use as a programmable logic macro in a signal chain.

In order to allow the embedded macro to be connected to the system in a flexible way, the underlying array is terminated by border control cells that exchange data with the array according to its nearest neighbor interconnection scheme. The border control cells are connected to external I/O circuits in a reconfigurable manner. This reconfigurable interconnection can be realized using a crossbar network, or else via a local selection mechanism in each border cell. The external I/O circuits then provide the connection points to the external circuitry.




Figure 4: Illustrates some of the features of the interface structure that would provide an embedded macro footprint. The interface scheme entails one I/O pad per unterminated

array cell, one border control cell per unterminated array cell, and a configurable multiplexing or crossbar scheme to interconnect the I/O pads with the border cells.

The synchronization scheme between the external system and internal array is an important issue. External synchronization is often dataflow driven, which means functions are initiated upon the arrival of one or more valid data samples, often signaled using data valid signals. The internal synchronization scheme is systolic, meaning each processor runs in lock step. It would preferable for the embedded macro to conform to a dataflow synchronization mechanism. A more general scheme can be the ring buffer scheme often used in signal processing simulation systems such as Ptolemy, SPW, Simulink, or COSSAP. In this scheme, each active input is parameterized to indicate the quantity of valid samples that must be accumulated before the function is triggered. The output is similarly parameterized, except the parameter indicates the quantity of samples that are generated per function call. This synchronization scheme is outlined in Figure 5 below.




Figure 5: Characteristics of dataflow synchronization model, to be provided by the array boundary.

To realize the dataflow synchronization scheme, a border cell design is proposed that derives from the internal array cell. For exchange of data with the internal array, the border cell must maintain the manual synchronization method used between cells in the array. To simultaneously support ring buffer synchronization, the border cell must also accumulate and count incoming valid samples, and signal when the required quantity has arrived. Furthermore, the border cell must externally transmit all accumulated samples during array program execution. Using the internal array cell as a starting point, the desired behavior can be achieved by modifying the processor internal register file, such

that data can be exchanged with the environment. According to Figure 6 below, an I/O register buffer is appended to the processor design to achieve this behavior. For exchange of data with the array, the border cell can be programmed in the same manner, and with the same array tools, as used in the internal array. For exchange of data with the external environment, a configurable state machine within the I/O register buffer is employed.




Figure 6: Border cell, which synchronizes the array interface with the external system using a dataflow mechanism. The cell is a modification of the internal cell, in order to maintain a uniform programming model with the programmable array.

Figure 8 illustrates the concepts underlying the I/O register buffer, and Figure 8 illustrates the buffer's interaction with the processor. A register space is divided into two partitions. One partition is for registers mapped to the ring buffer input, while the other maps to the ring buffer output. Furthermore, each register file partition is swapped between control of the I/O register buffer state machine, and availability to the internal processor control. Under processor control, the register file is available to exchange data with the array using the normal nearest neighbor communication mechanism. Otherwise the register subspace is accumulating input samples, or discharging output samples under control of the write and read controls. The read control, in particular, must count the incoming samples, store them in the proper registers, signal when the programmed quantity of inputs have arrived, then swap the register mappings between processor and I/O control. The output control must empty the output registers and toggle the data valid signal for the external process.




Figure 7: Detail of I/O register buffer, which provides the synchronization between the internal manually-syncrhonized array and the external dataflow synchronization environment.




Figure 8: Detail of border processor core, which supports the dataflow synchronization using the internal cell programming model.

Another essential element to control the array is a master control cell, which is illustrated in Figure 9. The master cell drives the control bus connected to each cell in the array. This cell then has two roles. During configuration, the cell must pass the array program data from the system controller to the array program bus. During operation, the master

cell triggers the array functionality by transmitting an execute command over the control bus once all active input border cells signal a valid buffer.




Figure 9: Master cell, which drives the array control bus according to incoming configuration information (during configuration), and ring buffer valid signals (during steady state).

3 References

- 1. G Burns et al., Programmable array for efficient computation of convolutions in digital signal processing, Philips disclosure 702046, March 9, 2001.
- 2. G Burns et al., Modular Integration of a Systolic Array Processor within a system on chip, disclosure, May 23, 2002.

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS	
IMAGE CUT OFF AT TOP, BOTTOM OR SIDES	
☐ FADED TEXT OR DRAWING	
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING	
☐ SKEWED/SLANTED IMAGES	
COLOR OR BLACK AND WHITE PHOTOGRAPHS	
☐ GRAY SCALE DOCUMENTS	
LINES OR MARKS ON ORIGINAL DOCUMENT	
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY	
OTHER:	

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.